

SPECIFICATIONS FOR EPD MODULE

CUSTOMER	
MODEL	SCP042001-V01
CUSTOMER APPROVED	

APPROVED BY	CHECKED BY	ORGANIZED BY
Zane.Lau	Lr.Yin	Wf.Luo



RECORDS OF REVISIONS

Version	Content	Date
A0	First Issue	2021-10-22



CONTENTS

1 General Description	4
2 Features	4
3 Application	
4 Mechanical Specification	
5 Input/output Pin Assignment	
6 Electrical Characteristics	7
6.2 Panel DC Characteristics	8
7 Optical Specification	11
8 Handling, Safety, and Environment Requirements	12
9 Reliability Test	13
10 Block Diagram	14
11 Typical Application Circuit with SPI Interface	15
12 Packaging	16
13 Mark and Bar Code Definition	16
14 Inspection Standard	17



1 General Description

SCP042001-V01 is an Active Matrix Electrophoretic Display(AM EPD), with interface and a reference system design. The 4.2" active area contains 400x300 pixels. The module is a TFT-array driving electrophoretic display, with integrated circuits including gate buffer, source buffer, MCU interface, timing control logic, oscillator, DC-DC, SRAM, LUT, VCOM. Module can be used in portable electronic devices, such as Electronic Shelf Label (ESL) System.

2 Features

- ◆ 400×300 pixels display
- ♦ White reflectance above 30%
- ◆ Contrast ratio above 8:1
- Ultra wide viewing angle
- Ultra low power consumption
- ◆ Pure reflective mode
- Bi-stable display
- Commercial temperature range
- ◆ Landscape, portrait modes
- ◆ Ultra Low current deep sleep mode
- On chip display RAM
- Waveform stored in On-chip OTP
- ◆ Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- ◆ I²C signal master interface to read external temperature sensor

3 Application

Electronic Shelf Label System


4 Mechanical Specification

4.1 Dimension

Parameter	Specifications	Unit	Remark
Screen Size	4.2	Inch	
Display Resolution	400(H)×300(V)	Pixel	120DPI
Active Area	84.80×63.60	mm	
Pixel Pitch	0.212×0.212	mm	
Pixel Configuration	Square		
Outline Dimension	91(H)×77 (V) ×1.34(D)	mm	
Weight	TBD	g	



4.2 Mechanical Drawing of EPD Module





5 Input/output Pin Assignment

No.	Name	I/O	Description	Remark
1	NC		Do not connect with other NC pins	
2	GDR	0	N-Channel MOSFET Gate Drive Control	
3	RESE	I	Current Sense Input for the Control Loop	
4	NC		Do not connect with other NC pins	
5	VDHR	С	Positive Source driving voltage 1	
6	TSCL	0	I ² C Interface to digital temperature sensor Clock pin	
7	TSDA	I/O	I ² C Interface to digital temperature sensor Data pin	
8	BS	I	Bus Interface selection pin	Note 5-4
9	BUSYN	0	Busy state output pin	Note 5-3
10	RSTN	I	Reset signal input. Active Low.	
11	D/C	I	Data /Command control pin	Note 5-2
12	CSB	I	Chip select input pin	Note 5-1
13	SCL	I	Serial Clock pin (SPI)	
14	SDA	I	Serial Data pin (SPI)	
15	VDD	Р	Power Supply for interface logic pins	
16	VDD	Р	Power Supply for the chip	
17	VSS	Р	Ground	
18	VDDD	С	Core logic power pin VDDD can be regulated internally from VDD. A capacitor should be connected between VDDD and VSS under all circumstances	
19	VPP	Р	Power Supply for OTP Programming	
20	VSH	С	Positive Source driving voltage	
21	VGH	С	Positive Gate driving voltage	
22	VSL	С	Negative Source driving voltage	
23	VGL	С	Negative Gate driving voltage	
24	VCOM	С	VCOM driving voltage	

I = Input Pin, O = Output Pin, I/O = Bi-directional Pin (Input/Output), P = Power Pin, C = Capacitor Pin



- Note 5-1: This pin is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW.
- Note 5-2: This pin is Data/Command control pin connecting to the MCU in 4-wire SPI mode. When the pin is pulled HIGH, the data at D1 will be interpreted as data. When the pin is pulled LOW, the data at D1 will be interpreted as command.
- Note 5-3: This pin is Busy state output pin. When Busy is Low, the operation of chip should not be interrupted, command should not be sent, e.g., The chip would put Busy pin Low when
 - Outputting display waveform
 - Programming with OTP
 - Communicating with digital temperature sensorNote 5-4: Bus interface selection pin

BS State	MCU Interface
L	4-lines serial peripheral interface(SPI)
Н	3- lines serial peripheral interface(SPI) - 9 bits SPI

6 Electrical Characteristics

6.1 Absolute Maximum Rating

Parameter	Symbol	Rating	Unit
Logic supply voltage	V_{dd}	-0.5 to +4.0	V
Logic Input voltage	V _{IN}	-0.5 to V _{dd} +0.5	V
Logic Output voltage	V _{OUT}	-0.5 to V _{dd} +0.5	V

Note: Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Panel DC Characteristics tables.

6.2 Panel DC Characteristics

The following specifications apply for: VSS=0V, VDD=3.0V, Topa =25°C.

Parameter	Symbol	Condition	Applicable pin	Min.	Тур.	Max.	Unit
Logic supply voltage	V_{dd}	-	VDD	2.4	3.0	3.6	V
High level input voltage	V_{IH}	-	-	0.8 V _{dd}	-	-	V
Low level input voltage	V _{IL}	-	-	-	-	0.2 V _{dd}	V
High level output voltage	V _{OH}	IOH = -100uA	-	0.9 V _{dd}	-	-	V
Low level output voltage	V _{OL}	IOL = 100uA	-	-	-	0.1 V _{dd}	V
Typical power panel	P _{TYP}	-	-	-	20	100	mW
Deep sleep mode	P _{STPY}	-	-	-	3	9	uW
Typical operating current	lopr_VDD	V _{dd} =3.0V	-	-	15	80	mA



Sleep mode current	Islp_VDD	VDD=3.0V DC/DC OFF No clock No output load Ram data retain	VDD	ı	35	50	uA
Deep sleep mode current	IdslpVDD	VDD=3.0V DC/DC OFF No clock No output load Ram data not retain	VDD	-	1	-	uA
Operation temperature	T _{OPR}	-	-	0	-	50	°C
Operation relative humidity	RHop	-	-	-	-	70	%RH
Operation illuminance intensity	E	indoor only	-	-	-	2000	lux
Storage temperature	T _{STG}	-	-	-25	-	60	°C
Storage relative humidity	RHst	-	-	30	-	60	%RH

Notes: 1. The typical power is measured with following transition from horizontal 2 gray scale pattern tovertical 2 gray scale pattern. (Figure 6-1)

- 2. The deep sleep power is the consumed power when the panel controller is in deep sleep mode.
- 3. The listed electrical/optical characteristics are only guaranteed under the controller & waveformprovided by SINOCRYSTAL.




Figure 6-2 The typical power consumption measure pattern

6.3 Panel DC Characteristics(Driver IC Internal Regulators)

The following specifications apply for: VSS=0V, VDD=3.0V, T_{OPR} =25°C.

Parameter	Symbol	Condition	Applicable pin	Min.	Тур.	Max.	Unit
VCOM output voltage	VCOM	-	VCOM		-1.5		V



6.4 MCU Interface

6.4.1 MCU Interface Selection

MCU interface consist of 2 data/command pins and 3 control pins. The pin assignment at different interface mode is summarized in Table 6-4-1. Different MCU mode can be set by hardware selection on BS1 pins. The display panel only supports 4-wire SPI or 3-wire SPI interface mode.

Pin Name	Data/Com	mand Interface		Control Signal	
Bus interface	D1 D0		CS#	D/C#	RES#
4-wire SPI	SDIN	SCLK	CS#	D/C#	RES#
3-wire SPI	SDIN	SCLK	CS#	L	RES#

Table 6-4-1: MCU interface assignment under different bus interface mode 6.4.2 MCU Serial Interface (4-wire SPI)

The serial interface consists of serial clock SCLK, serial data SDIN, D/C#, CS#. In 4-wire SPI mode, D0 acts as SCLK, D1 acts as SDIN.

Function	CS#	D/C#	SCLK
Write command	L	, L	1
Write data	L	Н	1

Note: ↑ stands for rising edge of signal

Table 6-4-2: Control pins of 4-wire Serial interface

SDIN is shifted into an 8-bit shift register on every rising edge of SCLK in the order of D7, D6, ... D0. D/C#is sampled on every eighth clock and the data byte in the shift register is written to the Graphic Display Data RAM (RAM) or command register in the same clock.

Under serial mode, only write operations are allowed.




Figure 6-4-2: Write procedure in 4-wire SPI mode

6.4.3 MCU Serial Interface (3-wire SPI)

The 3-wire serial interface consists of serial clock SCLK, serial data SDIN and CS#. In 3-wire SPI mode, D0 acts as SCLK, D1 acts as SDIN.

The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0).

Under serial mode, only write operations are allowed.

Function	CS#	D/C#	SCLK
Write command	L	Tie LOW	↑
Write data	L	Tie LOW	<u> </u>

Note: ↑ stands for rising edge of signal

Table 6-4-3: Control pins of 3-wire Serial interface




Figure 6-4-3: Write procedure in 3-wire SPI mode



7 Optical Specification

Symbol	Parameter	Conditions	Values			Units	Notes
Syllibol			Min.	Тур.	Max	Units	Notes
R	White Reflectivity	White	30	35	-	%	7-1
CR	Contrast Ratio		8:1	10:1	-	-	7-2
White△L24h	Reduce		-	≤4	-	-	-
T _{update(GC)}	Image update time	at 25 °C	-	900	-	ms	
T _{update(DU)}	Image update time	at 25 °C	-	400	-	ms	

Notes: 7-1. Luminance meter: Eye-One Pro Spectrophotometer.

7-2. CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.



8 Handling, Safety, and Environment Requirements

- The EPD Panel / Module is manufactured from fragile materials such as glass and plastic, and may be broken or cracked if dropped. Please handle with care. Do not apply force such as bending or twisting to the EPD panel
- 2. The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.
- 3. Do not apply pressure to the EPD panel in order to prevent damaging it
- 4. Do not connect or disconnect the interface connector while the EPD panel is in operation
- 5. Do not stack the EPD panels / Modules.
- 6. Keep the EPD Panel / Module in the specified environment and original packing boxes when storage in order to avoid scratching and keep original performance.
- 7. Do not disassemble or reassemble the EPD panel
- 8. Use a soft dry cloth without chemicals for cleaning. Please don't press hard for cleaning because the surface of the protection sheet film is very soft and without hard coating. This behavior would make dent or scratch on protection sheet
- 9. Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation
- 10. It's low temperature operation product. Please be mindful the temperature different to make frost or dew on the surface of EPD panel. Moisture may penetrate into the EPD panel because of frostor dew on surface of EPD panel, and makes EPD panel damage.
- 11. High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time. Please store the EPD panel in controllable environment of warehouse and original package. Without sunlight, without condensation a temperature range of 15°C to 35°C, and humidity from 30%RH to 60%RH.




9 Reliability Test

No.	Test	Condition	Method	Remark
1	High- Temperature Operation	T = +50°C, RH = 30% for 240 hrs	IEC 60 068-2-2Bp	At the end of the test, electrical, mechanical, and optical specifications shall be satisfied.
2	Low- Temperatur e Operation	T = 0°C for 240 hrs	IEC 60 068-2-2Ab	At the end of the test, electrical, mechanical, and optical specifications shall be satisfied.
3	High- Temperature Storage	T = +70°C, RH=23% for 240 hrs	IEC 60 068-2-2Bp	At the end of the test, electrical, mechanical, and optical specifications shall be satisfied.
4	Low- Temperature Storage	T = -25°C for 240 hrs	IEC 60 068-2-1Ab	At the end of the test, electrical, mechanical, and optical specifications shall be satisfied.
5	High- Temperature ,High- Humidity Operation	T = +40°C, RH = 90% for 168 hrs	IEC 60 068-2-3CA	At the end of the test, electrical,mechanical, and optical specifications shall be satisfied.
6	High Temperature ,High- Humidity Storage	T = +60°C, RH=80% for 240hrs	IEC 60 068-2-3CA	At the end of the test, electrical,mechanical, and optical specifications shall be satisfied.
7	Thermal Shock	1 cycle:[-25°C 30min]→[+70 °C 30 min] : 100 cycles	IEC 60 068-2-14	At the end of the test, electrical, mechanical, and optical specifications shall be satisfied.
8	Package Vibration	1.04G, Frequency: 10~500Hz Direction: X,Y,Z Duration: 1 hours in each direction	Full packedfor shipment	At the end of the test, electrical,mechanical, and optical specifications shall be satisfied.
9	Package Drop Impact	Drop from height of 122 cm on concrete surface. Drop sequence:1 corner, 3edges, 6 faces One drop for each	Full packedfor shipment	At the end of the test, electrical,mechanical, and optical specifications shall be satisfied.
10	Electrostatic Effect (non- operating)	Machine model +/- 250V, 0Ω, 200pF	IEC 62179, IEC 62180	At the end of the test, electrical,mechanical, and optical specifications shall be satisfied.




10 Block Diagram





11 Typical Application Circuit with SPI Interface

Notes: 11-1. The electronic elements should be tested and verified for Max Power. SINOCRYSTAL Recommend the above electronic elements.





12 Packaging

TBD

13 Mark and Bar Code Definition

TBD





14 Inspection Standard

14.1 Appearances Inspection Standard

14.1.1 Appearances Specification

This appearance inspection shall be applied to segment EPD modules.

14.1.2 Inspection Conditions Viewing Angle: α =±45°

Viewing Distance: 30cm±10cm Ambient Luminance: 700~1000 Lux.

Supply Voltage: Typical value described on the Electrical CharacteristicsEnvironment Ambient

Temperature: 20 °C~25 °C

Environment Ambient Humidity: 40~70%RH

ESD should be controlled within ±200V

14.1.3 Inspection Level: Level II

Sampling table: GB/T 2828.1-2012 II, unless otherwise agreed in writing.

14.1.4 Acceptance Quality Level (AQL) Major Defect: 0.65, Minor Defect: 1.5

14.1.5 Classification of Defects

Defects are classified as either a major or a minor defect defined as below.

Major Defect : It is a defect that is likely to result in failure or to reduce materially theusability of the product for the intended function.

Minor Defect :It is a defect that will not result in functioning problem with deviation classified.



14.2 Quality Criteria

14.2.1 Zone Definitions

A Zone: EPD Active Area (not including border)B Zone: Out of Active Area

14.2.2 Appearances Criteria

As shown in the tables below. If any other items, standard values or applicable zones are required to be defined, a written agreement shall be signed, and otherwise a limited sample shall be made for reference.

Major Defects:

Item	Description	Classification			
No Display	No display shown on screen due to malfunction	Major			
Line Missing	Line missing	Major			
Abnormal Display	Unusual pattern or function displayed	Major			
TFT Broken	TFT broken by external force	Major			


Minor Defects:

Item		Critorio	Specific Zone	
Name	Description	Criteria	A Zone	B Zone
Dot defect	Spot/ Air bubble/	D≤0.30mm Ignore		
	Foreign material in dot shape	0.30mm <d≤0.50mm< td=""><td>≤5</td><td colspan="2">Ignore</td></d≤0.50mm<>	≤5	Ignore
		D>0.50mm	0	
Line defect	Scratch on top surface/ Foreign material in line or spiral shape	L≤1.0 mm , W≤0.15mm	Ignore	
		1.0mm <l≤5.0mm &<br="">0.15mm<w≤0.5mm< td=""><td>≤4</td><td>Ignore</td></w≤0.5mm<></l≤5.0mm>	≤4	Ignore
		L>5.0mm or W>0.5mm	0	
Chipping	Corner chip Edge chip	Not affect the display, not have diffuse or comminuted cracks		
Curl	Curl for Panel	≤1.0 mm		




Remarks:

Definitions of "line" and "dot":



a. Line



b. Dot

When L≤0.5mm or L<4W, defined as a dot. Definitions of "Chipping":



c. Corner chip



d. Edge chip